IN THE CLAIMS

Please amend the claims as follows:

1. (currently amended) A method for providing hardware support for memory protection and virtual memory address translation for a virtual

machine, comprising:

executing a host machine application within a host machine context;

executing a virtual machine application within a virtual machine

context;

storing a plurality of TLB (translation look aside buffer) entries for the

virtual machine context and the host machine context within a TLB; and

using a logical AND to combine logically combining a plurality of

memory protection bits for the plurality of TLB entries to enforce memory

protection on the virtual machine application.

2. (original) The method of claim 1 wherein at least one of the

memory protection bits is a dirty bit.

3. (original) The method of claim 1 wherein at least one of the

memory protection bits is a read/write bit.

4. (cancelled)

- 5. (original) The method of claim 1 wherein the host machine application is a host machine operating system that executes within the host machine context and the virtual machine application is a virtual machine operating system that executes within the virtual machine context.
- 6. (original) The method of claim 1 wherein the TLB entries include respective context identifiers enabling the TLB entries to provide physical address translation for virtual addresses from both the host machine context and the virtual machine context.
- 7. (original) The method of claim 1 further comprising:
 updating the TLB with new entries when a virtual machine TLB miss
 occurs or a host machine TLB miss occurs.
- 8. (currently amended) A system for providing hardware support for memory protection and virtual memory address translation for a virtual machine, comprising:

a processor architecture including micro architecture code configured to execute natively on a CPU hardware unit of the processor architecture; and

Attorney Docket No. TRAN-P205 Serial No. 10/607,934 Page 5

Examiner: Kravets, L. Art Unit: 2189

an address translation cache for implementing a translation look aside buffer, with the address translation cache in conjunction with the processor architecture implementing a method comprising:

executing a host machine application within a host machine context;

executing a virtual machine application within a virtual machine

context;

storing a plurality of TLB (translation look aside buffer) entries for the virtual machine context and the host machine context within a TLB; and

using a logical AND to combine logically combining a plurality of memory protection bits for the plurality of TLB entries to enforce memory protection on the virtual machine application.

- 9. (original) The system of claim 8 wherein at least one of the memory protection bits is a dirty bit.
- 10. (original) The system of claim 8 wherein at least one of the memory protection bits is a read/write bit.
 - 11. (cancelled)
- 12. (original) The system of claim 8 wherein the host machine application is a host machine operating system that executes within the host

Attorney Docket No. TRAN-P205 Serial No. 10/607,934 Page 6

Examiner: Kravets, L.

Art Unit: 2189

machine context and the virtual machine application is a virtual machine operating system that executes within the virtual machine context.

- 13. (original) The system of claim 8 wherein the TLB entries include respective context identifiers enabling the TLB entries to provide physical address translation for virtual addresses from both the host machine context and the virtual machine context.
- 14. (original) The system of claim 8 further comprising:

 updating the TLB with new entries when a virtual machine TLB miss
 occurs or a host machine TLB miss occurs.
- 15. (currently amended) A computer readable media for providing hardware support for memory protection and virtual memory address translation for a virtual machine, the media storing computer readable code which when executed by a processor causes the processor to implement a method comprising:

executing a host machine application within a host machine context;

executing a virtual machine application within a virtual machine

context;

storing a plurality of TLB (translation look aside buffer) entries for the virtual machine context and the host machine context within a TLB; and

Attorney Docket No. TRAN-P205 Serial No. 10/607,934 Page 7

Examiner: Kravets, L. Art Unit: 2189

using a logical AND to combine logically combining a plurality of memory protection bits for the plurality of TLB entries to enforce memory protection on the virtual machine application.

16. (original) The computer readable media of claim 15 wherein at least one of the memory protection bits is a dirty bit.

17. (original) The computer readable media of claim 15 wherein at least one of the memory protection bits is a read/write bit.

18. (cancelled)

19. (original) The computer readable media of claim 15 wherein the host machine application is a host machine operating system that executes within the host machine context and the virtual machine application is a virtual machine operating system that executes within the virtual machine context.

20. (original) The computer readable media of claim 15 wherein the TLB entries include respective context identifiers enabling the TLB entries to provide physical address translation for virtual addresses from both the host machine context and the virtual machine context.

Attorney Docket No. TRAN-P205 Serial No. 10/607,934 Page 8

Examiner: Kravets, L.

Art Unit: 2189

21. (original) The computer readable media of claim 15 further comprising:

updating the TLB with new entries when a virtual machine TLB miss occurs or a host machine TLB miss occurs.

Examiner: Kravets, L.

Art Unit: 2189